siliscale/ECC-SV_Generator

Tool to Generate SystemVerilog Code for Single-Error-Correction/Double-Error-Detection Modules

7 best points · 0 comments · 1 Hacker News post · 13 GitHub stars · View on GitHub

Hacker News discussions